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A. AN ADDITIONAL REALIZATION CYCLE FOR LC IMPEDANCES
Several authors 1' 2 recently have introduced new realization cycles for lossless
driving-point impedances. The cycles in question develop the impedance function into
unsymmetrical lattices terminated in simpler impedances. In the present report we
introduce another realization cycle for lossless impedances, one that develops the
impedance into an unsymmetrical bridged tee terminated in a simpler impedance.
The new cycle is shown in Fig. XXI-1. The cycle is appropriate to lossless imped-
ances of the form
s(s2 +a 2 ... (s 2+a 2
I n-1)
Z(s) =A (1)
s 2 ... (s2± 2)
and has associated a remainder function of the form
s(s 2+) ... (s +.y2 2
r s2+5 
. .. (s2+62)Z(s)= H (2)
The cycle is canonic, since it achieves a four-coefficient simplification of the driving-
point function at a cost of four circuit elements.
The procedure for executing the cycle is as follows.
1. Make two total pole removals from Z(s) at infinity, one on the admittance basis,
and one on the impedance basis, as shown in Fig. XXI-2.
2. Extract a Brune section from the remainder function Z 1 (s) as shown in
Fig. XXI-2; select the null frequency wo of the Brune section to be any positive real root
of the equation
Z1 (jw0) _z____
ZI C z  2 Z1 o(jo)0 = 2 . - 2C -
-LC Z(J o) + -(o " (3)
ooo o
3. Replace the dashed two-port of Fig. XXI-2 by an equivalent two-port of the type
shown in Fig. XXI-3. (This can be done conveniently by computing z 2 2 for the two-port
and then developing z 2 2 (s) into a ladder having series capacitors and shunt inductors. )
To establish the validity of the procedure it is only necessary to show that the boxed
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two-port of Fig. XXI-2 is equivalent to a two-port of the type shown in Fig. XXI-3, under
the condition (3). This can be done as follows.
Direct analysis of the boxed two-port shows that its impedances take the form
ds 4 + cs 2 + b
22 3 (4a)
s + as
2
es + b
z 1 2 - 3 (4b)s + as
F(a, b, c,d, e)s 2 + b
Zll1 3 (4)
s + as
where the parameters a, b, c, d, e are functions of C o , L o , L, C, and p, and F(a, b, c, d, e)
is a function of a,b, c, d, e which makes the z. (s) compact at s = ±j a.
The realizability conditions for the two-port of Fig. XXI-3 are readily found 3
to be
I. The z ij(s) must satisfy the general conditions for lossless realizability.
II. The z. (s) must take the form
4 2d's + c's + b'
z22 2 3 (5a)
s + a's
2
c's + b'
zl2 = 3 (5b)
s + a's
F(a',b',c',d', c')s2 + b'
Zll1 3 (5c)
s + a's
Clearly, the impedances (4a,b, c) satisfy the foregoing realizability conditions, pro-
vided that
e = c. (6)
Direct calculation shows that (6) amounts to the requirement
L 2 p(p-1)L Lo0 =-(p-l) + + (7)
Substitution of the well-known 4 values
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L= LZ'j Zl(J) o; C =2
Lo Z- (1 oZT (j( )Jo) +  +
P=
Z (j )
0Z' (j ) +
and extensive simplification lead to (3). Hence the boxed two-port is equivalent to a two-
port of the type shown in Fig. XXI-3, provided that (3) is satisfied.
The following considerations show that (3) admits of at least one positive real
solution.
(i) The right-hand member of (3) is a continuous function of w on the interval
0 < 0 < (C01 denotes the lowest frequency at which Z 1 (j 0o) has a pole).
(ii) The right-hand member is positive at wo = 0+ [2Z'1 1(0)], and is negative at o=
[- -(C k2 L C 1 I , where k = Res [Z(j J j1 o o o o /
(WO- 1 =
The basic cycle has several variants. These are as follows.
1. The cycle that results when the capacitors and inductors of Fig. XXI-1 are inter-
changed.
2. The dual of the cycle shown in Fig. XXI-1.
3. The dual of the first variant.
The first variant is appropriate to impedances of form (1), and has associated a remain-
der impedance of form (2). The second and third variants are appropriate to impedances
of the form
(s+a . ."' (s 2 +a 2 )
Z(s) = A , (8)
s(s2 ) . . . (s2+P 1)
and have associated remainder impedances of the form
(2 2) ... ( 2)21s +l . .s +yn-2)
Z (s) = H (9)
ss +) ... (s+az) H. B. Leen
H. B. Lee
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